CS444/544 Operating Systems II

Lecture 16 Quiz 3 sol. And Final Course Review

6/5/2024

Acknowledgement: Slides drawn heavily from Yeongjin Jiang



Due Reminders

- 6/10 11:59 pm: 100% for Lab 4
- 6/12 11:59 pm: 75% for Lab 4 and 50% for Lab 1-3
- After 6/12 11:59 pm: 0%
- Questions?
 - I will do another round of regrade for lab 1-3 this weekend



Today's topic

- Quiz 3 Report
- Final course review



Topics Covered

- Week 1: Booting
- Week 2: Address translation
- Week 3: Virtual Memory Management
- Week 4: Quiz on Virtual Memory
- Week 5: User/Kernel Context Switch
- Week 6: System Calls and Page Fault
- Week 7: Quiz on Syscalls, Faults, and Exceptions
- Week 8: Lock and Thread Synchronization
- Week 9: Concurrency Bugs and Deadlock
- Week 10: Quiz 3 & Review

Booting (Week 1, JOS Lab 1)

- How does x86 Processors boot with BIOS?
 - Which mode does the processor start with?
 - Real mode!
 - Addressing model in early stage of the booting
 - Seg * 16 + offset
- BIOS / Boot sector
 - Where (which address) does BIOS load the boot sector?
 - 0x7c00
 - How does boot sector load the kernel?
 - ELF header
- Processor modes: Real / Protected
 - How does CPU use memory segmentation in those modes?
 - Global descriptor Table (GDT)



Address Translation (Week 2)

- Segmentation
 - Seg * 16 + offset
 - GDT base + offset, offset < limit

• Paging

- Page table / page directory
- Translation Lookaside Buffer (TLB)
 - When to invalidate TLB?
 - When updates CR3 (invalidate all entries)
 - When updates PTE (invalidate 1 entry)



Virtual Memory Management (Week 3, JOS Lab 2)

- Page Permission
 - How can we set access permissions to a memory page?
 - Read/Write, Kernel/User
 - How can we set a conflicting memory permissions, e.g.,
 - Kernel RW, User R

```
// Your code goes here:
boot_map_region(kern_pgdir, KERNBASE, -KERNBASE,
        0, PTE_W | PTE_P);
```

	 Remapped Physical Memory 	RW/ RW/ RW/ RW/	
KERNBASE,> KSTACKTOP		0xf0000000 RW/ KSTKSIZE	+
	Invalid Memory (*)	/ KSTKGAP	
¢.	CPU1's Kernel Stack	RW/ KSTKSIZE	PTSTZ
	Invalid Memory (*)	/ KSTKGAP	
MMIOLIM>	++ Memory-mapped I/0	0xefc00000 RW/ PTSIZE	+
ULIM, MMIOBASE>	++ Cur. Page Table (User R-)	0xef800000 R-/R- PTSIZE	
* UVPT>	++ R0 PAGES	0xef400000 R-/R- PTSIZE	
UPAGES>	++ RO ENVS	0xef000000 R-/R- PTSIZE	
UTOP,UENVS> XSTACKTOP -/	+ User Exception Stack	0xeec00000 RW/RW PGSIZE	
	++ Empty Memory (*)	0xeebff000 / PGSIZE	
STACKTOP>	++ Normal User Stack	0xeebfe000 RW/RW PGSIZE	
	+ !	0xeebfd000	

Data & Heap



Virtual Memory Management (Week 3, JOS Lab 2)

- Indexing Page Directory / Tables
 - [10 bit] [10 bit] [12 bit]
 - Why 10 bits?
 - 12 bits for page offset: 4096 bytes
 - 4 byte per each page directory/table entries
 - 1024 entries, indexed by 10 bits
 - [6 bit] [6 bit] [6 bit] [6 bit] [8 bit]
 - Page size: 256 bytes, entries: 64, 4 levels \rightarrow slow
 - [6 bit] [12 bit] [14 bit]
 - Page size: 16384 bytes, entries: 4096, wasting memory

	31				12		0	
	0x08048000							
	Pa	age numbe 0x08	er (20-bits) 048		Offset (12-bits) 0x000			
	Directory (10-bi 0x20	Index ts))	Table (10- 0x	index bits) 48			_	
	31	22		Phy	, Page			
				PTE	0			
			PTE 1					
One page, 4KB			PTE 2					
			PTE 3					
			PTE					
		PTE						
		PTE 1022						
				PTE 1	.023			
				rego nive	on S rsity	tat y	e	

User/Kernel Switch (Week 5, JOS Lab 3)

- Ring
 - How many rings are available in x86 processor?
 - 4 levels
 - Which ring level do we use for kernel? For user?
 - Ring 0 for kernel, Ring 3 for user
 - Where does CPU store the current ring level?
 - The last 2 bits of the CS register

if ((tf->tf_cs & 3) == 3) {

- User/Kernel Switch
 - Difference between library call and system call
 - How can we switch an execution from
 - User -> kernel?
 - syscalls (software interrupt)
 - Kernel -> User?
 - iret

8000 <mark>be</mark> :	ba	00	00	00	00			mov	\$0x0,% <mark>edx</mark>
8000 <mark>c3</mark> :	b 8	01	00	00	00			mov	\$0x1,% <mark>eax</mark>
8000 <mark>c8</mark> :	89	d1						mov	%edx,%ecx
8000 <mark>ca</mark> :	89	d3						mov	%edx,%ebx
8000 <mark>cc</mark> :	89	d7						mov	%edx,%edi
8000 <mark>ce</mark> :	89	d6						mov	%edx,%esi
8000 <mark>d0</mark> :	cd	30						int	\$0x30
return	sys	call	L (S)	/S_0	cgetc,	0,	0,	0, 0,	0, 0);

User Level (Ring 3)
void env_pop_tf(struct Trapframe *tf) {
<pre>// Record the CPU we are running on for user-space debugging curenv->env_cpunum = cpunum();</pre>
<pre>asm volatile("\tmovl %0,%%esp\n" "\tpopal\n" "\tpopl %%es\n" "\tpopl %%es\n" "\tpopl %%ds\n" "\taddl \$0x8,%%esp\n" /* skip tf_trapno and tf_errcode */ "\tiret\n" : : "g" (tf) : "memory"); profe("imple foiled"); (* memory");</pre>

Interrupt, Syscall, Exception (Week 5, JOS Lab 3)

- Interrupt & Exceptions
 - Interrupt
 - Exceptions and Fault
- Interrupt Descriptor Table (IDT) and Interrupt handlers
 - How can we set interrupt handlers?
 - How can we determine which interrupt the current one is?
 - E.g., how can we get the interrupt number?
 - Pushed by CPU? Pushed by JOS?

// LAB 3: Your code here. SETGATE(idt[T DIVIDE], 0, GD KT, t divide, 0); // # 0 SETGATE(idt[T DEBUG], 0, GD KT, t debug, 0); // # 1 SETGATE(idt[T NMI], 0, GD KT, t nmi, 0); // # 2 SETGATE(idt[T BRKPT], 0, GD KT, t brkpt, 3); // # 3 SETGATE(idt[T OFLOW], 0, GD KT, t_oflow, 0); // # 4 SETGATE(idt[T BOUND], 0, GD KT, t bound, 0); // # 5 SETGATE(idt[T ILLOP], 0, GD KT, t illop, 0); // # 6 SETGATE(idt[T DEVICE], 0, GD KT, t device, 0); // # 7 SETGATE(idt[T DBLFLT], 0, GD KT, t dblflt, 0); // # 8 SETGATE(idt[T TSS], 0, GD KT, t tss, 0); // # 9 SETGATE(idt[T SEGNP], 0, GD KT, t segnp, 0); // # 10 SETGATE(idt[T STACK], 0, GD KT, t stack, 0); // # 11 SETGATE(idt[T GPFLT], 0, GD KT, t gpflt, 0); // # 13 SETGATE(idt[T PGFLT], 0, GD KT, t pgflt, 0); // # 14

SETGATE(idt[T_FPERR], 0, GD_KT, t_fperr, 0); // # 15 SETGATE(idt[T_ALIGN], 0, GD_KT, t_align, 0); // # 16 SETGATE(idt[T_MCHK], 0, GD_KT, t_mchk, 0); // # 17 SETGATE(idt[T_SIMDERR], 0, GD_KT, t_simderr, 0);// # 18

TRAP frame at 0xf01c0000

- edi 0x00000000
- esi 0x0000000
- ebp 0xeebfdfd0
- oesp Øxeffffdc
- ebx 0x00000000
- edx 0x00000000
- ecx 0x00000000
- eax 0xeec00000
- es 0x----0023
- ds 0x----0023
- trap 0x0000000e Page Fault
- cr2 0x0000000
- err 0x0000004 [user, read, not-pres

R

- eip 0x00800039
- cs 0x----001b
- flag 0x00000096
 - oxeebfdfb8
 - ---0023

Interrupt, Syscall, Exceptions (Week 6, JOS Lab 3)

- Understanding the Trapframe
 - What kind of fault it is? -
 - What is the faulting address?
 - What is the reason for the fault?
 - What is the address of instruction that causes the fault?
 - Which values were generated by CPU?
 - Which values were generated by JOS?
 - Which ring level it is?





Page Fault & Copy-on-Write (Week 6, JOS Lab3&4)

- Page fault workflow
 - When does it happen?
 - How can we know the faulting address and the cause of the fault?

on State

- How can we resolve the fault and get back to the normal execution?
- Page fault use cases (refer to the slide of Lecture 10)
 - Automatic stack allocation
 - Copy-on-write
 - Memory Swapping

Synchronization and Locks (Week 8)

- Data racing
 - What is this?
 - Why is this bad?
 - Inconsistent/incorrect result
 - How can we resolve this?
 - Mutual exclusion
- Lock
 - How can we implement locks?
 - What's the difference between
 - Test-and-set (atomic)
 - Test and test-and-set (atomic)
 - *Backoff



Concurrency Bugs and Deadlock (Week 9)

- TOCTTOU (Time of check to time of use) bug
 - What is this and when does it happen?
 - Another thread executes between time of check and time of use

1

2 3

4 5

6

7

9

- How can we prevent this? •
 - Use lock/unlock
- Deadlock •
 - Four necessary conditions of deadlock •
 - Mutual Exclusion
 - Critical section
 - Hold-and-wait
 - Meta lock
 - No Preemption •
 - Unlock if fail to acquire a lock
 - Circular wait

```
Read
    Thread 1::
    if (thd->proc_info) { Time of check
       . . .
      fputs(thd->proc_info, ...); Time of use
       . . .
                                             Time-of-check-to-time-of-use bug
    Thread 2::
8
                                             TOCTTOU
    thd->proc_info = NULL;
             Write!
```





You Have Learned Many Things from CS 444/544

- How to build OS internals in a nutshell
 - Bootloader (JOS Lab 1)
 - Setting up virtual memory (JOS Lab 2)
 - Setting up interrupt handlers (JOS Lab 3a)
 - Implementing system calls (JOS Lab 3b)
 - Implementing locks (lock-example repository)
 - Implementing page fault handler and copyon-write fork (JOS Lab 4)

```
add $8, %esp;
mov 32(%esp), %ebx;
mov 40(%esp), %eax;
sub $4, %eax;
mov %ebx, (%eax);
```

```
// ebx = eip
// eax = esp
// eax = esp-4
// *(esp-4) = eip
```

popa;

add \$4, %esp; popf;

pop %esp;

lea -4(%esp), %esp;
ret;



dumbfork: OK (2.7s) Part A score: 5/5 faultread: OK (1.8s) faultwrite: OK (2.2s) faultdie: OK (2.0s) faultregs: OK (1.9s) faultalloc: OK (2.0s) faultallocbad: OK (1.9s) faultallocbad: OK (1.9s) faultbadhandler: OK (0.9s) faultbadhandler: OK (1.9s) forktree: OK (2.1s) Part B score: 50/50

spin: OK (2.1s)
stresssched: OK (2.2s)
sendpage: OK (1.7s)
pingpong: OK (2.0s)
primes: OK (4.1s)
Part C score: 25/25

Score: 80/80



Be Confident in Computer Systems

- Now you have experience in
 - Terminal IDE tools (tmux, git, vim, ctags, make)
 - 🛠 Kernel-level (Ring 0) Debugging (via remote gdb)
 - x86 Assembly
 - Paging and address translation
 - Software/hardware interrupt and exception handling
 - Enabling preemptive multitasking
- And you wrote code for multi-core OS (pedagogical)



Final Remarks

- Thank you so much for your commitment to this course
- Submit all your work by 6/10 11:59pm
 - 100% for lab4
 - 75% for lab4 and 50% for lab1-3 if submitted by 6/12 11:59 pm
- Future improvements?

People

Student Learning Experience

