

Design Examples

MEAD March 2008

Richard Schreier

Richard.Schreier@analog.com



R. SCHREIER

ANALOG DEVICES, INC.

Catalog

1 2nd-Order Lowpass

- Architecture: Single-bit, switched-capacitor
- Application: General-purpose, low-frequency ADC

2 5th-Order Lowpass

- Architecture: Multi-bit switched-capacitor
- Application: Audio

3 2-0 Cascade

- Architecture: (Multibit MOD2, pipeline) Cascade
- Application: Wideband communications

4 6th-Order Bandpass

- Architecture: Single-loop with LC, Active-RC and switched-capacitor resonators
- Application: High-dynamic-range radio receiver

1. MOD2

Specifications

Parameter	Symbol	Value	Units
Bandwidth	f_B	~1	kHz
Sampling Frequency	f_s	1	MHz
Signal-to-Noise Ratio	SNR	100	dB
Supply Voltage	VDD	3	V


Assumptions

- Single-bit switched-capacitor realization
- Input voltage range is 0-VDD (single-ended)
Reference voltage is VDD
Op-amp swing is $2 V_{pp}$ (differential)

3

Toolbox Design


```
OSR = 500;
H = synthesizeNTF(2,OSR,0,2);
[snr amp] = simulateSNR(H,OSR);
plot(amp,snr,'bd',amp,snr,'b-');
```



- Very high SQNR
⇒ Quantization noise will be negligible.
- Maximum input signal ≈ -1 dBFS
⇒ Let's not worry about instability.

4

Block Diagram & DR Scaling



```


form = 'CIFB';
[a,g,b,c] = realizeNTF(H,form);
b(2:end) = 0;
ABCD = stuffABCD(a,g,b,c,form);
[ABCDs umax] = scaleABCD(ABCD);
[a,g,b,c] = mapABCD(ABCDs,form);

```

- Code yields $a = [0.27, 0.24]$, $b = [0.27]$, $c = [0.34 \ 5.1]$,
 $u_{\max} = 0.9$
Quantize to $a_1 = b_1 = a_2 = 1/4$, $c_1 = 1/3$ for convenience.

5


Simulated Spectrum



- Coefficient change has negligible performance impact
Peak SQNR = 115 dB, $\|H\|_\infty = 2.2$.

6

Simplified Schematic




Difference Equations

$$x_1(n+1) = x_1(n) + b_1 u(n) - a_1 v(n)$$

$$x_2(n+1) = x_2(n) + c_1 x_1(n) - a_2 v(n)$$

$$v(n) = Q(x_2(n))$$


Timing



- Verify that the circuit follows the difference equations.
Check the quantizer and feedback timing carefully!

7

First Integrator



$$\Delta V_{x1} = 2C_1/C_2 \cdot (V_{in} - V_{DD} \cdot V_d)$$

Homework: Verify timing & polarity

- Want input (full-scale) range = [0,3] V and want op-amp swing = [-1,+1] V_{differential}

$$x_1 = V_{x1}/1 \text{ V}, u = (V_{in} - 1.5 \text{ V})/1.5 \text{ V}$$


$$\Rightarrow C_1/C_2 = b_1/3 = 1/12$$

Absolute Capacitor Values

- Absolute capacitor values are determined by thermal noise considerations
Capacitor ratios are set by the desired dynamics.
- For example, assume noise is purely kT/C noise
i.e. device noise is negligible.
- Since thermal noise is white, we get a factor of OSR reduction in the in-band noise
i.e. $v_n^2 = \frac{1}{OSR} \cdot \frac{kT}{C_1}$
- $v_n = 10 \mu\text{V}_{\text{rms}} \Rightarrow C_1 = 83 \text{ fF} \Rightarrow C_2 = 1 \text{ pF}$
These capacitor values are quite reasonable!
 C_2 gets smaller if the output swing of the op-amp is increased.


9

Second Integrator



- In-band noise of second integrator is greatly attenuated
By a factor of $\frac{(OSR)^3}{12^2} \approx 10^6$ (approximately).
 \Rightarrow Capacitor sizes dictated by charge injection errors and desired ratio accuracy

Building Block– Op Amp



- Folded-cascode op-amp with switched-capacitor common-mode feedback


11

Op-Amp Specifications

- 50% of $T/2 = 0.25 \mu\text{s}$; $Q_{\max} = C_1 VDD = 0.25 \text{ pC}$
 $\Rightarrow I_{\text{slew}} = 1 \mu\text{A}$ is sufficient
- $T/2 = 10\tau$; $\tau = C_1/g_m$; $C_1 = 0.1 \text{ pF} \Rightarrow g_m = 2 \mu\text{A/V}$
Power consumption can be very low!
- As a rule of thumb, $A_{\min} \approx OSR$ for negligible SQNR reduction
 - Assumes that the op amps are linear and that the integrator gain factors are close to 1.
SQNR margin can be traded for reduced op-amp gain requirements.
- In this implementation, the integrator gain factors are 1/3 and 1/12, and the gain requirements are relaxed
 - For example, $A = 40 \text{ dB}$ is sufficient for 110 dB SQNR and the width of the deadband around 0 V is only 4 μV if $A = 40 \text{ dB}$.

12


Building Block– Latched Comparator



- Falling phase 2 initiates regenerative action
S and R connected to a Set/Reset latch

13

Building Block– Clock Generator



* = Delay Control

14

2. MOD5 Specifications

Parameter	Symbol	Value	Units
Signal Bandwidth	f_B	50	kHz
Sampling Frequency	f_s	8	MHz
Signal-to-Noise Ratio	SNR	110	dB
Supply Voltage	VDD	3	V


Assumptions

- Single-bit switched-capacitor realization
- Input voltage range is ± 2 V (differential)
- Reference voltage is 2 V (differential) and Op amp swing is 4 V_{pp} (differential)

15

Toolbox Design


```
OSR = 8e6/(2*50e3); % OSR = 80
H = synthesizeNTF(5,OSR,1,1.5);
amp = [-140:5:-15 -12 -10:0];
snr = simulateSNR(H,OSR,amp);
plot(amp,snr,'bd',amp,snr,'b-');
```



- Very high peak SQNR
⇒ Quantization noise will be negligible.
- Maximum input signal ≈ -4 dBFS
⇒ Scale such that input range is 50% of full-scale.

16

First Integrator



- Input-referred differential noise power is $P_n = 8 \frac{kT}{C_1}$
Peak signal power is $P_s = (2 \text{ V})^2 / 2 = 2 \text{ V}^2$
- 110 dB SNR requires $C_1 = \frac{8kT \cdot SNR}{OSR \cdot P_s} = 21 \text{ pF}$
This is a big capacitor!

17


Dynamic Range Scaling & Topology Selection

```
form = 'CRFB'; % or 'CRFF'
[a,g,b,c] = realizeNTF(H,form);
b(2:end) = 0; % for CRFB only
ABCD = stuffABCD(a,g,b,c,form);
[ABCDs umax] = scaleABCD(ABCD);
[a,g,b,c] = mapABCD(ABCDs,form);
```

- **form = 'CRFB'** yields $b_1 = 0.1$, i.e. $C_2 = 10C_1$!
The integrating capacitor is VERY large!
- **form = 'CRFF'** yields $b_1 = 0.39$, i.e. $C_2 = 2.5C_1$
The integrating capacitor is still large, but is more reasonable.

18


Simulated Spectrum -10 dBFS input



- Used k derived from simulation to calculate “true” NTF
Need to set $b_6 = 1/k$ to maintain unity STF.

19


Block Diagram



- Summation is usually performed by a single passive switched-capacitor network

20

Timing Check




Desired Difference Equations

$$\begin{aligned}x_1(n+1) &= x_1(n) + b_1 u(n) - c_1 v(n) \\x_2(n+1) &= c_2 x_1(n) + x_2(n) - g_1 x_3(n) \\x_3(n+1) &= c_3 x_2(n+1) + x_3(n) \\x_4(n+1) &= c_4 x_3(n) + x_4(n) - g_2 x_5(n) \\x_5(n+1) &= c_5 x_4(n+1) + x_5(n) \\y(n) &= a_1 x_1(n) + a_2 x_2(n+1) + a_3 x_3(n) \\&\quad + a_4 x_4(n+1) + a_5 x_5(n) + b_6 u(n) \\y_a(n) &= (a_1 + a_2 c_2)x_1(n) + a_2 x_2(n) + (a_3 - a_2 g_1 + a_4 c_4)x_3(n) \\&\quad + a_4 x_4(n) + (a_5 - a_4 g_2)x_5(n) + b_6 u(n-1) \\v(n) &= Q[y(n)]\end{aligned}$$


$$[y_a = y + b_6(u(n-1) - u(n)) \Rightarrow STF_a(z) = STF(z) - (1 - z^{-1})NTF(z)]$$

Timing




21

Behavioral Schematic



22

Impulse Response Verification



23

Potential Improvements


- **Clock faster**
 - Reduces modulator order.
 - Reduces the size of all capacitors whose values are dictated by noise.
- **Use multi-bit quantization**
 - Reduces modulator order.
 - Increases b_1 (after performing voltage scaling), thereby reducing total capacitor area.

24

3. 2-0 Cascade Specifications

Parameter	Symbol	Value	Units
Bandwidth	f_B	1.25	MHz
Sampling Frequency	f_s	20	MHz
Signal-to-Noise Ratio	SNR	90	dB
Supply Voltage	VDD	5	V

Simplified Block Diagram



25


Toolbox Evaluation

```

BW = 1.25e6; Fs = 20e6; OSR = Fs/(2*BW);
M = 32; nlev = M+1;
nb = 7; kpipe = 2^nb;
Ha = zpk([1 1],[0 0],1,1);
amp = [-120:5:-15 -12:2:-6 -5:0];
sqnr = zeros(2,length(amp));
N = 8192;
ftest = round(0.16/OSR*N);
u1 = M*sin(2*pi*ftest/N*[0:N-1]);
for i = 1:length(amp)
    [v1 junk1 junk2 y1] = simulateDSM(undbv(amp(i))*u1,Ha,nlev);
    v2 = ds_quantize(kpipe*(v1-y1),kpipe+1);
    v = v1 - filter([1 -2 1],1, v2/kpipe);
    spec1 = fft(v1.*hann(N))/(M*N/4);
    sqnr(1,i) = calculateSNR(spec1(1:ceil(N/2/OSR)),ftest);
    spec = fft(v.*ds_hann(N))/(M*N/4);
    sqnr(2,i) = calculateSNR(spec(1:ceil(N/2/OSR)),ftest);
end
plot(amp,sqnr(1,:),'m^','MarkerSize',10,'LineWidth',2);
hold on;
plot(amp,sqnr(1,:),'m--','LineWidth',3);
plot(amp,sqnr(2,:),'bs','MarkerSize',10,'LineWidth',2);
plot(amp,sqnr(2,:),'b-','LineWidth',3);
figureMagic([-120 0],10,2, [0 120],10,2);
  
```

26

Ideal SQNR Curve




- Simulated peak SQNR = 105 dB

Again, there is a lot of margin, so quantization noise should be small.

27

Gain Mismatch (Capacitor Ratio Error)

```
v2 = ds_quantize(kpipe*(v1-y1)*(1+gain_mismatch),kpipe+1);
```




- Need gain error < ~0.5%

Not a problem if moderately large capacitors are used.

28

NTF Zero Error (Due to Finite Op-Amp Gain)


`Ha = zpk([1 1]*(1-1/gain),[0 0],1,1);`



- Need op-amp gain > 65 dB
Again, not an unreasonable requirement.

29


Block Diagram [Brooks 1997]



- Has 1 bit of overlap at each stage


30

An Integrator Stage



31

4. Bandpass Modulator




- Want high dynamic range (~90 dB) with low power consumption (~50 mW)
- Desire a continuous-time architecture for its inherent anti-aliasing properties
- $\Delta\Sigma$ Toolbox indicates we should use a 6th-order, 8-level modulator

Use a FB topology to get a clean STF.

32

Simplified Architecture




33

Features of the Architecture

- The mixer output current is processed by passive components which yield gain without adding noise or distortion, and without consuming power
More front-end gain makes back-end noise less important.
- The first feedback DAC cancels the bulk of the in-band portion of the mixer output, effectively passing only a residue to the ADC backend
Large signal-handling capability is not compromised.
Only the LNA, Mixer and ADC front end have to deal with the full dynamic range of the signal.

34


Choices for the Second Resonator



- A second LC tank would require the least power, but would also need more pins
- Active-RC: 2 mA for 50 nV/ $\sqrt{\text{Hz}}$ i.r. noise
Switched-C: Estimate >10 mA for same i.r.n.
 g_m -C: Tough to get linearity and stability
∴ Use Active-RC
- Tuning implemented with 8-bit capacitor arrays
2:1 tuning range, regardless of process.

35


Choices for the Third Resonator



- Active-RC: Q and drift are uncertain; might need a fourth resonator
Switched-C: Q is high (>100) and drift is low
∴ Use Switched-C
- Consumes 1 mA and has an i.r.n of 300 nV/ $\sqrt{\text{Hz}}$.

36

SC Resonator



$$\frac{f_0}{f_s} = \text{acos}\left(1 - \frac{1}{2}\left(\frac{7 \cdot 3}{9 \cdot 4}\right)\right) = 0.1247$$


- Center frequency is set by capacitor ratios

“LDI” structure guarantees pole on unit circle ($A = \infty$).

AGC

- For a **-18 dBm** input, the mixer output is **2 mA_{pp}**, so DAC1 needs to sink **2 mA**
- Power consumption can be reduced at low signal levels (the usual case) by reducing DAC1’s full-scale
 - Reduces the FS of the ADC and thus gives the ADC more “gain.”
- Lowering DAC1’s full-scale also reduces the output current noise of the DAC
 - Includes mismatch-induced and dynamic errors as well as thermal noise.
- Placing a variable-gain element after the LC tank compensates for the reduced signal level and also saves current by minimizing the i.r.n. of the ADC’s backend

Full ADC




- Achieves NF = 8 dB and IIP3 = 0 dBm with P = 50 mW

39

Noise vs. AGC


150 kHz BW



40

Spectrum of Undecimated Output


$f_{CLK} = 18 \text{ MHz}$



41

Spectrum of Decimated Output


$BW = 270.833 \text{ kHz}$



42

Spectrum of Decimated Output


BW = 15 kHz, 24-bit data



43

Measured SNR

$f_{IF} = 273 \text{ MHz}, f_{LO} = 269 \text{ MHz}, f_{CLK} = 32 \text{ MHz}$



44

Summary

Design	OSR	DR (dB)	Lessons
MOD2	500	100	High OSR is helpful. $\Delta\Sigma$ can yield a very robust design.
MOD5	80	110	FF topology has lower cap. area than FB.
2-0 Cascade	8	90	Multi-bit quantization is needed to get high SNR at low OSR. Must be watchful of gain mismatch and NTF zero error in a cascaded system.
CT BP (LC)	48	85	An LC tank enables a power-efficient bandpass Mixer+ADC. The loop filter can use both continuous-time <i>and</i> discrete-time resonators.

- Many design choices: $\Delta\Sigma/\Sigma\Delta$, single-loop/multi-loop, single-bit/multi-bit, lowpass/bandpass, discrete-time/continuous-time, real/quadrature...