

# Serial ADC Algorithms


After finding  $V_{in} > V_r/4$ :

4. Divided reference algorithm:  
 $V_{in} > V_r/4 + V_r/8$  ?

2. Multiplied remainder algorithm:

$$2V_{err} = 2(V_{in} - V_r/4) > V_r/4$$



Same answer! ("No")




*Serial, multiplied remainders.*

# Algorithmic (or Cyclic) A/D Converter (Bipolar)

- Operates similar to successive-approx converter
- Successive-approx halves ref voltage each cycle
- Algorithmic doubles error each cycle (leaving ref voltage unchanged)




*SAR → Divided reference  
Algo. → Multiplied remainders*




# Ratio-Independent "Algorithmic" Converter


Bipolar ADC: comp. with  $V_T/2$




- Multiplied remainder method
- McCharles, 77; Li, 84
- Small amount of circuitry — reuse cyclically in time
- Requires a high-precision multiply-by-2 gain stage
- Basis of commonly used pipeline ADC



# Ratio-Independent Algorithmic Converter



1. Sample remainder and cancel input-offset voltage.



2. Transfer charge  $Q_1$  from  $C_1$  to  $C_2$ .

3. Sample input signal with  $C_1$  again after storing charge  $Q_1$  on  $C_2$ .

• Needs 4 phases

• Does not rely on cap matching, insensitive to  $V_{off}$ .

• Sample input twice using  $C_1$ ; hold first charge in  $C_2$

and re-combine with first charge on  $C_1$

*samples, but ratio dependent.*




4. Combine  $Q_1$  and  $Q_2$  on  $C_1$ , and connect  $C_1$  to output.

$$C_2 \sim C_1$$

$$= 2C_1 V_{err}$$


$$V_{out} \approx 2 V_{err}$$



# Flash (or Parallel) Converters

- Peetz, 86; Yoshii, 87; Hotta, 87; and Gendai, 91

3-bit ADC



• High-speed ADC

• Large size and power hungry

•  $2^N$  comparators,  $R$ s, NANDs, ...

• Speed bottleneck usually large cap load at input (Comp's  $C_{in}$ ).


• Thermometer code out of comps (sometimes better - see ADC!)

• NANDs used for simpler decoding and/or bubble error correction

• Use comp offset cancellation CDS



for midthead char.



University of Toronto


~ 47 ~ latency

Video-freq. ADC

# 8-bit Two-Step A/D Converters

(Half-Flash) Subsampling

$2^4 = 16$   
 $2^8 = 256$



Complexity  
 $2^8 = 256$   
 $2^4 + 2^4 = 32$

Here, 2Tconv time

- High-speed, medium accuracy (but 1 sample latency)
- Less area and power than flash
- Only 32 comparators in above 8-bit two-step (256 before)
- Gain amp likely sets speed limit
- Without digital error correction, many blocks need at least 8-bit accuracy


(MSB A/D, DAC, x16 ampl., S/H)



University of Toronto

# Digital Error Correction

$V_1 = V_{in} - V_q$   
 contains coarse ADC's quant. error (inaccuracy error)  
 $2^{(N/2 - 1)}$




digital form of  $8V_q + V_{g5}$

$V_{in} + V_{g5} / 8$

- Relaxes requirements on input A/D
- Requires a 5-bit 2nd stage since  $V_q$  increased
- Example, see [Petschacher, 1990].

MSB, 3 bits, 5 bits




$2^N \rightarrow 2^{N-2}$  preamps

# Interpolating A/D Converters

4 bits.

*amplifier, not comparator!*  
Gain  $\sim 10$



• Goodenough, 1989

• Steyaert, 1993

• Kusumoto, 1993


• Use input amps to amplify input around  $2^{N/2}$  reference voltages

• Latch thresholds less critical ( $V_{in}$  is amplified before latch)

• Less cap on input (faster than flash)

• Match delays to latches



• Often combined with folding architecture



University of Toronto



# Interpolating Converters



(Relative width sizing shown)  
(All lengths same)

current interpolation

