


# Digitizing the Analog World: Challenges and Opportunities

---

April 5, 2010

Boris Murmann

[murmann@stanford.edu](mailto:murmann@stanford.edu)





# Murmann Mixed-Signal Group

---




# Research Overview

Biomolecule detection





Neural  
prosthetics

MEMS



Sensor  
interfaces

Transducers,  
Antennas,  
Cables, ...



Medical ultrasound

Digital enhancement  
algorithms

Signal  
Conditioning

Signal  
Conditioning

A/D

D/A

Signal  
Processing

High-performance and low-power A/D and D/A converters

# Research Examples


---

- High-performance A/D converters
- Neural prosthetics
- MEMS accelerometers
- Large area electronics




# Digitally Assisted A/D Converters

Additional digital processing for performance enhancement



# ADC for a “Digital” Serial Link




- No analog error accumulation and better scalability
- Need efficient high-speed ADC, typically  $> 10\text{GS/s}$




# Time-Interleaving

- Popular way to increase ADC throughput



# Imperfections


- Mismatches result in signal distortion
  - Gain
  - Offset
  - Timing Skew



# Our Focus: Timing Skew


---

(2-channel example)




# Skew Calibration Using Extra ADC

- Statistics-based skew measurement in digital backend
- Correction through analog adjustments




# Timing of Auxiliary ADC Phase



# Calibration Scheme


- For each channel, adjust delay cells until correlation between calibration ADC output and each slice are maximized
- $\text{ADC}_{\text{Cal}}$  can be 1-bit and “slow”



- 
- 
- 
- Removed pre-publication slides on experimental results...

# MEMS Accelerometer


---



- Capacitance change  $\sim 10 \text{ fF/g}$
- Desired resolution  $\sim 10 \text{ mg}$  for airbags and ESP
  - Must resolve capacitance changes of  $\sim 100 \text{ aF}$
- Problem: Drift in parasitic bondwire capacitance



# Sigma-Delta Interface





M. Lemkin and B. E. Boser, "A three-axis micromachined accelerometer with a CMOS position-sense interface and digital offset-trim electronics," *IEEE J. Solid-State Circuits*, vol. 34, pp. 456-468, April 1999.




# Offset

Offset due to bond  
wire deformation



# Linear Feedback System with Two Inputs




$$y \cong x_1 \cdot \frac{1}{f} + x_2 \cdot \frac{1}{af}$$



# Spring Constant Modulation

- The output due to  $C_{off}$  can be modulated to higher frequencies by modulating the spring constant  $k$

$$V_{Out} \approx F_{mech} \cdot \frac{1}{FB} + C_{Off} \cdot \frac{k + \tilde{k}}{FB \cdot \frac{\partial C}{\partial x}}$$




# Spring softening effect

Acceleration →  
Spring →





Acceleration →  
Spring →  
Electrostatic ←




- Can be used to modulate spring constant ( $k$ )



# Modulation through Multiplexed Feedback




# Output Spectrum with 1-Tone Modulation




# Pseudo-Random Modulation


---



# Parameter Convergence




# Chip Design in Progress




# Neural Prosthetics

- Cortical motor prosthetics
  - Neurons in the motor cortical areas of the brain encode information about intended movement




Courtesy K.V. Shenoy




Courtesy L.R. Hochberg  
Nature Magazine June '06

# Neural Signal Acquisition

- Electrode signals consist of multiple sources
  - DC Offset, about 15mV from electrode/tissue interface
  - Local field potential (LFP),  $\leq 3\text{mV}$  peak, 10Hz to 100Hz
  - Spikes from nearby neurons,  $35\mu\text{V} - 1\text{mV}$  peak, 500Hz to 5kHz



Courtesy M. Sahani



Courtesy C.L. Klaver



# Specs


---

- Separate the fast and slow signal acquisition for DR
  - Custom front end design for each path

	<b>Spikes</b>	<b>Local Field Potential</b>
<b>Gain</b>	600 V/V	200 V/V
<b>Lower Cutoff</b>	300Hz	1Hz
<b>Upper Cutoff</b>	10kHz	1kHz
<b>Input Referred Noise (total from sampling node)</b>	2.0 $\mu$ Vrms	1.0 $\mu$ Vrms in 10-100Hz
<b>Total Power (96x Array)</b>	3mW	100 $\mu$ W




# Spike Path Front-End




# Sampling Phase

- Integrate signal current on  $C_B$  and sample
  - High-pass for DC block using  $C_{ac}$  and  $R_{big}$  (off-resistance)
  - $A_1$  contains a pole that helps minimize noise folding



# A1 Implementation Details




# Static Power


---

Power Pie Chart (including overhead)

Total Power (Single/Array) =  $21.26\mu\text{W} / 2.04\text{mW}$




# Two-Channel Interface Pixel




# Die Photo (96 channels, 5mm x 5mm)


---




# The Future?



# Organic Semiconductors




- Mechanically flexible
- Suitable for solution processing
  - Cover large areas at low cost
  - Make disposable devices



M. Berggren, D. Nilsson, and N. D. Robinson, Nat. Mater. 6, (2007).



# Jellyfish Autonomous Node




<http://muri.mse.vt.edu/>



# Jellyfish Bell Prototype (Virginia Tech)

---




A bio-inspired shape memory alloy composite (**BISMAC**) actuator  
A .A .Villanueva, et al., 2010 *Smart Mater. Struct.* **19** 025013 (17pp)




# Want to Make Plastic ADCs !


---



# 6-bit A/D Converter Prototype




Substrate	Glass
Interconnect	Ti/Au evaporation, litho, wet etch
Gate electrodes	Al evaporation, shadow masking
Source/Drain	Au Evaporation, shadow masking
Dielectric	5.7nm AlO <sub>x</sub> /SAM
PFET	DNTT, ~0.5 cm <sup>2</sup> /Vs
NFET	F <sub>16</sub> CuPc, ~0.02 cm <sup>2</sup> /Vs
Area	28mm x 22mm
Component count	74




W. Xiong, U. Zschieschang, H. Klauk, and B. Murmann, "A 3V, 6b Successive Approximation ADC using Complementary Organic Thin-Film Transistors on Glass," ISSCC 2010.




# ADC Schematic



# Comparator





Anti-parallel PFET/NFET layout minimizes variations if  $C_F$  due to misalignment





# Measured DNL/INL

Before calibration, 100 Hz clock rate



# Measured DNL/INL

After calibration, 100 Hz clock rate



# Organic ADC Summary

<b>Process</b>	3 metal complementary organic thin-film
<b>Minimum feature size</b>	20 $\mu\text{m}$
<b>Chip area</b>	28 mm x 22 mm
<b>Resolution</b>	6 bits
<b>Full-scale range</b>	2 V
<b>Max DNL / INL</b>	-0.6 LSB / 0.6 LSB
<b>Clock rate / Update rate</b>	100 Hz / 16.7 Hz
<b>Power consumption</b>	3.6 $\mu\text{W}$ @ 3 V



# Conclusions

---

- Mixed-signal IC design remains a vibrant area of research
- Changing boundary conditions
  - Ever-increasing need for higher performance, lower power
  - New applications
  - New device technologies
- A recurring theme in our research
  - Looking for new ways to overcome analog imperfections using DSP and calibration

