## CS 271Computer Architecture and Assembly Language

## Self-Check for Lecture #2

## **Solutions**

1. Terms / Definitions

a. "caching" is moving informationfrom slowerstorage to faster storage, where it can be accessed more quickly.

b. A "bus" is a set of parallel "wires" for transferring a set of electrical signals simultaneously.

c. "vonNeumann architecture" refers to computer architectures that <u>store programs in memory</u>, <u>and execute themunder the control of the instruction execution cycle</u>.

2. Inside the computer, machine instructions, memory addresses, numbers, characters, etc., are all represented as <u>electrical signals</u>.

3. In the simple CISC architecture discussed in Lecture, which register holds

a. the current machine instruction? The Instruction Register (IR).

b. the current micro-instruction? The Control Register.

4. Number the order of steps in the instruction execution cycle.

<u>3</u> Decode the instruction in the Instruction Register.

\_\_\_\_4\_\_\_ If the instruction requires memory access, determine the memory address, and fetch the operand from memory into a CPU register, or send the operand from a CPU register to memory.

\_\_\_\_2\_\_\_ Increment the Instruction Pointer to point to next instruction.

\_\_\_\_5\_\_\_ Execute the instruction.

\_\_\_\_1\_\_\_ Fetch the instruction at the address in the Instruction Pointer into the Instruction Register.

\_\_\_\_6\_\_\_ Repeat from step 1.

5.Consider the virtual machine levels in the diagram at the right. At each level (except 0 and 5), an interpreter accepts an instruction from the level above, converts the instruction to its own language, and passes the resulting instructions to the level below. Note that Level-0 has no interpreter; the instructions from the Micro-architecture level are sent directly to the hardware.

Suppose that the interpreters at each level (levels 1 - 4) generate n instructions in order to represent one instruction from the level above. Suppose also that each Level-0 instruction executes in c nanoseconds.

a. How long does it take to execute a Level-3 instruction? \_\_\_\_\_ns.



Going from level-3 to level-2 creates n instructions. For each of those n instructions, going from level-2 to level-1 creates n instructions, so there will be n<sup>2</sup> micro-instructions, each of which requires c nano-seconds to execute.

- b. How long does it take to execute a Level-5 instruction? \_\_ cn<sup>4</sup>\_\_ ns.
- 6. How many bits in 35 MiB? 35 x 220(Bytes) x 8 (bits per Byte) = 293601280 bits

## Questions 7-10 refer to the IA-32architecture discussed in Lecture.

- 7. What is the width of the internal bus? <u>32 bits</u>
- 8. What is the size of the general-purpose registers? <u>32 bits</u>

9. Which of the following are valid 8-bit register references?

YES	AL	refers to the 8 low-order bits of EAX
YES	DH	refers to the 8 high-order bits of the 16 low-order bits of EDX
<u>NO</u>	SH	not allowed. This would be ambiguous, because we have ESP, ESI, and SS registers

NO EL can't divide the ES register

10. Why does protected mode prevent programs from changing the EIP register directly?

The EIP contains the memory address of the next instruction to be fetched. Since the programmer ordinarily will not know the absolute address where any of the instructions are stored, protected mode restricts access to EIP, and allows it to be changed only by the operating system.

11. True / False:

a. TRUE A MASM program must have a procedure named "main".

b. <u>TRUE</u> **END main** is a directive that tells the operating system where to begin execution of the program.